IJLTEMAS

Power Estimation for the 64 -bit RISC Based Processor: As performance Measure

Surendra Bajia¹

Research Scholar, JNU, Jaipur

sbajia02@gmail.com

Shally goyal²

Assistant Professor, JNU, Jaipur

shally.goyal11@gmail.com

Abstract-

The power estimation for a processor is key task in the design based on RISC architecture. In this paper we have proposed, power estimation of 64-bit RISC as performance measure with processor with the help of BIST (built in self test) parameters design using VHDL. The results are analyzed using Xilinx ISE and IUS with features of depiction the 64-bit RISC processor with accepted MIPS Architecture, instruction data path, modules of decoder, instruction set, pipelining Architecture are analyzed. Implementation of design

Keywords: Power Estimation, FPGA Design, RISC, ALU,

BIST.

I. INTRODUCTION:

Reducing the power consumption of a processor is typical task for developer, which can enhance performance capacity of FPGA devices. The increasing complexity demands design approaches, which can grapple with designs containing hundreds of thousands of memories, logic gates, high-speed interfaces, and other high-enforcement components. One of category such design approaches is delineation methodologies based on language VHDL [1]. It allows designers to develop hardware systems at high level [2]. RISC or Reduced Instruction Set Computer is design philosophies that become main stream in the last few years, as the quest for raw speed has dominated the highly competitive computer industry. There is a desire to enhance the processor's speed and simplify the hardware for reasons of cost. RISC design resulted in computers that execute instructions faster than other computers put together of the same technology [3]. In a RISC machine, the instruction set is based upon a load/store avenue. Only load and store instructions access memory. No I/O or arithmetic, logic instruction operates directly on memory contents. This is a key to single-cycle instructions execution .The simplification results in an instruction decoder that is small, fast and relatively easy to design [3]. Due to the prosperous performance, simple instruction formats, breadth of products and depth of support, the MIPS RISC processor architecture becomes the market eminence in high level performance embedded 32-bit and 64-bit RISC processors [1, 4]. The application of VHDL for modeling is especially appealing since it provides a formal description of the system design and allows the use of specific description styles to disguise the different abstraction levels (register transfer, architectural, and logic level) employed in the design [5, 6, 7] The synthesis helps to integrate the design

Work and provides a higher expediency to analyze a far wider range of architectural alternative [7, 8, 9].

II. THE MICRO RISC ARCHITECTURE:

Processors consist of two main parts, the arithmetic/logic unit and the control unit. The arithmetic and logical operations perform by former; the latter controls the flow of operations. In addition to the processor there is memory. A RISC can consists of a memory who's distinctively



Fig. 1 (a) RISC Processor Architecture



Fig.1(b)Data path diag. for 64-bit RISC Processor

Addressable elements are bytes (8 bits). The ALU features a bank of 16 registers with 64 bits. 64-bit quantities are called words. A characteristic is that every instruction takes one clock cycle for its execution, perhaps with the exception of access to creeping memory. This cycle rule makes such processors predictable in performance. The number of cycles and the time required for executing any instruction sequence is precisely defined. Predictability is essential in all real-time applications.

III. REDUCTION TECHNIQUES OF POWER:

The concern of the power consumption based in any microprocessor system that is Power dissipation is either dynamic or static. Static power dissipation is caused due to the leakage and short circuit current while dynamic power dissipation is due to switching activity of the various transistors in the circuit. A dynamic power forms the major gob of power dissipation in CMOS circuits and has required a lot of attention. In this design power reduction is achieved through bypassing pipeline stages that cause unnecessary switching activity. The influence factors of dynamic power dissipation is switching activity and dynamic power is given by the equation,

 $P = 0.5 C^* (Vdd)^* 2E (sw)^* Fclk$ to decreasing switching activity (E (sw)) results in reduced dynamic power consumption.

	SUB	Delay	Slices	Power	PD	
Topology	Blocks	(ns)	Used	dissipa		
			(Area)	-tion		
				(10 ⁻⁹		
				W)		
Cnt.unit	Decoder	6.275	8	0.081	0.508	
ALU	AND	5.753	4	0.081	0.463	
	NAND	5.753	4	0.081	0.463	
	NOR	5.753	4	0.081	0.463	
	XOR	5.753	4	0.081	0.463	
	CLA	7.732	5	0.081	0.626	
	Inverter	6.034	4	0.081	0.488	
	AND	6.546	4	0.081	0.530	
	OR	7.508	14	0.081	0.608	
USR	MUX	6.582	9	0.081	0.533	
BSR	MUX	7.198	16	0.081	0.583	
GPR	D-FF	6.546	4	0.081	0.530	
TOTAL		77.43	80		6.258	

Tabel.1 Delay, Power consumption and area calculation

The pipeline stages for different type of instructions that the data memory stage of the pipeline is not used by any of the arithmetic instructions. Transition during this unused state causes extra power dissipation. The pipeline is reconfigured to bypass this stage for these set of instructions. Hence data obtained from execution stage is forwarded directly to the write back stage. During this time, the EXE/MEM pipeline

registers are maintained at zero value thus ensuring that no transition take place and power dissipation is reduced.

IV. AREA AND POWER MEASURE REQUIREMENT:

The performance of MIPS processor based on three different modules such as TDES, DES, and AES algorithms. For TDES and DES, 16 clock cycles are used for DES/TDES specific block to execute data, 20 clock cycles are needed to execute the R-type instruction, 21 clock cycle are needed for I-type instruction and 19 clock cycle for Jtype instruction data. The consumption of power can be further reduced by running the processor at lower voltages than the normal voltage of 1.5v. This is performed for both the encryption and decryption process. Clock gating technique is used to minimize energy reduction during pipeline stall stages. This technique identifies low processing requirement periods and reduces operating voltage with clock frequency (voltage-frequency scaling), resulting in reduced average power consumption. It may or may not occur frequently depending upon compiler efficiency. Execution per second .The formula for calculating throughput is: Throughput = f * symbol width/total clock frequency .show the performance throughput, area and the estimated power consumption of TDES and DES MIPS processor.

V. RESULT SIMULATIONS:

The ISA of the 64- bit RISC processor was described using the VHDL Code .The tool chain including the Active HDL simulator; it was synthesized using Xilinx ISE. The total memory utilization is 81,408 kB. Maximum combinational path delay is 2.677ns and utilized Operating clock frequency is 300 MHZ.



Fig.2 (a)

inst [rr]		V Detailed Timing Report									
	HTML	HTML Close Endpoint: irristfal11.dist_reg_reg[52]id									
		Endpoint	Slack (ps)		Rise Sie	w (ps)		Fall Slev (ps)			
	rinst/s11.klst_reg_r	eg(62)H		inf			0				
		Pin	Type	Fanout	Load (fF)	Siew (ps)	Delay (cs.)	Arrival (ps)	_		
	mux sel regiena					0.0		0.0	B		
	mux_sel_regig		unmapped_latch	65	53.1	0.0	245.3	245.3	F		
	cu11/mux_sel										
	m11/control										
	g1/in_0						46.8	292.1			
	g1/z		urmapped_not	64	42.5	0.0	89.9	382.0	R		
	mux_out1_7_6/c	8[1]									
	g127/sel0						45.0	427.0			
	g127/z		unmapped_mux4	6	46.5	0.0	116.5	543.5	R		
	mux_out1_7_6/z	[0]									
		S 🛛 🗛 🗣 I	88								
		محمد ا									
	₽₩										

Fig.2. (a) and (b) Simulation Result of 64-bit RISC Processor





Fig.4. Utilized Net power

VI. Conclusions:

We have implemented 64-bit RISC Processor on Xilinx ISE and the analysis has been done on IUS for FPGA. The design has been achieved using VHDL and simulated with IUS. Future work will be added by increasing the number of instructions and make a pipelined design with less clock cycles per instruction and more improvement in design.

References:

[1] Sharma, R., V.K. Sehgal, N. Nitin, P.Bhasker and I. Verma, "Design and Implementation of a 64-bit RISC Processor Using VHDL". In the 11th International Conference on Computer Modelling and Simulation, UKSIM '09, Cambridge, pp: 568-573. 2009.

[2] Sulik, D., M. Vasilko, D. Durackova and P. Fuchs, "Design of a RISC Microcontroller Core in 48 Hours". London Olympia Retrieved from: http://wenku.baidu.com/view/b22c84fc910ef12d2af9e 7b4, (Accessed on: Nov. 15, 2011)

[3] Charles, E.G. and M.M. Veljko, "RISC Principles, Architecture and Design". Computer Science Press Inc. 1989

[4] White paper,. "The MIPS32-24KE Core Family: High Performance RISC Cores with DSP Enhancements". MIPS Technologies Inc. retrieved from <u>http://www.mips.com/media/files/whitepapers/</u> 24ke.pdf, (Accessed on: Nov. 07, 2011).

[5] Yasin, F.M., A.L. Tan and M.I. Reaz,. "The FPGA Prototyping of Iris Recognition for Biometric Identification Employing Neural Network" Proceedings of the 16th IEEE International Conference on Microelectronics, pp: 458-461, 2004

[6] Chen, S., B. Mulgrew and P.M. Grant, "A clustering technique for digital communications channel equalization using radial basis function networks". IEEE Trans. Neural Networks, 4: 570-578. 1993.

[7] Reaz, M.B.I., M.T. Islam, M.S. Sulaiman, M.A.M. Ali, H. Sarwar and S. Rafique, "FPGA and Technologies", PDCAT Proceedings, pp: 912-915. 2003.

[8] Alvarez, J., O. Lopez, F.D. Freijedo and J. Doval-Gandoy, "Digital Parameterizable VHDL Module for Multilevel Multiphase Space Vector PWM". IEEE Trans. Indus. Electron., 58(9): 3946-3957. 2011.

[9] Akter, M., M.B.I. Reaz, F.M. Yasin and F. Choong, "Hardware implementations of image compressor for mobile communications. J. Communi. Technol. Electron.", 53(8): 899-910. 2008.

[10] J.L. Hennessy, "VLSI Processor Architecture," IEEE Trans. Computers, vol. C-33, no. 12, Dec. 1984, pp. 1221-1246.

[11] M. Jaumain, M. Osee, A. Richard, A. Vander Biest, P. Mathys, "Educational simulation of the RiSC processor," ICEE International Conference on Engineering Education, 2007

[12]H. ElAarag, "A complete design of a RISC processor for pedagogical purposes," Journal of Computing Sciences in Colleges, vol. 25, Issue 2, pp. 205-213, 2009.

Authors Profile:

(1) Surendra Bajia is pursued Diploma in(EF) Electronics Fiber Optics Communication from BTTI, PILANI. **B. Tech.** in Electronics and communication Engineering. From Govt. ECB Bikaner under Rajasthan Technical University



and He is pursuing his **M. Tech**. in EMBEDDED SYSTEM from JNU JAIPUR. His interested research area in Analog and Mixed signal circuit, Low power VLSI Design, Embedded System Design, VLSI circuit testing, Robotics and Mathematical modeling and simulation.



(2). Shally Goyal is currently Assistant Professor at JNU, JAIPUR. She is completed her **B.E** University of Rajasthan. **M. Tech**. from Banasthali Vidyapeeth .Her research areas of interest are Advanced Embedded system and Low power VLSI Design, Digital System design using VHDL,

Verilog and system modeling synthesis and simulation.